Skip to content
Duong VanDuong Van

Introduction

A Design Verification Engineer @ Marvell Vietnam LLC.

Working mostly on IP verification, a bit of block verification and Full chip verification. Familiar with building UVM testbenches, reference model from scratch. Investigating and applying UVM Framework (UVMF) for now.

Last updated:

DV Depot