Skip to main content
Howdy! This site is still under construction so there might be some missing content. Hope you still enjoy your stay here!
DV
Notes
Blog
Extras
GitHub
Duong Van (@yanagi.dev)
Design Verification Engineer
Explore 📖
Mikrocontroller
My notes and documentation
All about SystemVerilog, UVM and Verification related topics.